Parallelism in Deep Learning Accelerators

Parallelism in Deep Learning Accelerators

연구 분야: Artificial Intelligence

학회: ASPDAC '20: Proceedings of the 25th Asia and South Pacific Design Automation Conference

Deep learning is the core of artificial intelligence and it achieves state-of-the-art in a wide range of applications. The intensity of computation and data in deep learning processing poses significant challenges to the conventional computing platforms. Thus, specialized accelerator architectures are proposed for the acceleration of deep learning. In this paper, we classify the design space of current deep learning accelerators into three levels, (1) processing engine, (2) memory and (3) accelerator, and present a constructive view from a perspective of parallelism in the three levels.